Phase-lead controller

Design a phase-lead controller for the following plant such that the steady-state error to a step input is 5% and the phase margin is 60°

Sample Solution